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Abstract— This paper presents a novel single-source three-
phase multilevel inverter structure with voltage boosting 
capability, which is suitable for medium-voltage photovoltaic 
(PV) applications. The proposed structure consists of switched-
capacitors (SCs) based multilevel dc-link stages that boost-up 
the input DC-source voltage significantly. It reduces the dc-link 
voltage requirements by 75% compared to the traditional 
neutral point clamped (NPC), flying capacitors (FCs), active 
NPC (ANPC), hybrid and hybrid clamped ANPC and cascaded 
h-bridge (CHB) topologies, and 50% compared to advanced 
ANPC topologies. The proposed structure also reduces the 
number of required switches and capacitors as well as their 
voltages stresses compared to these state-of-the-art topologies. A 
robust control scheme based on finite control set model 
predictive control (FCS-MPC) is derived to control the 
converter. The capacitor voltage balancing is inherent of the 
proposed topology, and thus, eliminates the need for additional 
voltage balancing circuit and reduces the control complexity.   
Keywords— PV panel, multilevel inverter current, MPC 
controller.  
I. INTRODUCTION  
The key component used as an interface between 
renewable energy sources (RESs) like photovoltaic (PV) and 
power grid is the DC-AC voltage source inverters (VSIs). The 
PV panels can be directly connected to the VSIs or through a 
boost stage, which depends on the employed VSI topologies 
and the PV panel voltage level. For grid-connected 
applications, VSIs are responsible for dealing with 
increasingly stringent grid connection standards, power 
quality, reliability, and robustness as well as to perform other 
ancillary services. For residential and commercial 
applications, the common VSI structures usually used to 
interface RESs with the grid is the two-level VSIs. In recent 
years, multilevel inverters (MLIs) have received much 
attention over the two-level VSIs. They are potentially 
attractive and have been extensively used in a wide range of 
power conversion applications ranging from low to high 
voltage/power conversion systems, especially in renewable 
energy applications [1-3]. A higher number of output voltage 
levels enables higher quality output waveforms, which leads 
to reduced filter size, low electromagnetic compatibility 
(EMC), and low switching losses. Meanwhile, MLIs have less 
dv/dt stress on the semiconductor devices which enables the 
use of low-cost switching devices, and also increases their 
efficiency [4-6]. Many MLI structures have been reported in 
the literature with some basic concepts [1]. There are still 
newer structures are being presented and investigated in 
various applications.   
The use of multiple converters as the front-end 
converter reduces the overall system efficiency and reliability. 
Moreover, it increases system cost, converter size, and control 
complexity. For PV applications, alternately, a series of PV 
panels can be employed to eliminate extra boost stage to 
provide the desired DC-link voltage levels. However, the 
series connection of PV panels can cause mismatch among the 
PV panels, which reduces the amount of energy extracted 
from the PV panels. Thus, a single-stage DC-AC inverter with 
voltage boosting capability can be an interesting way 
compared to a multi-stage power conversion system [7]. In 
this regard, a novel multilevel inverter topology is 
investigated, which is suitable for many applications like grid-
connected renewable energy conversion system. The 
proposed topology reduces the number of active and passive 
components as well as their voltage stress, and the DC-link 
voltage requirement significantly.     
 
 
This paper is organized as follows: Section II explains 
the proposed circuit structure and its prominent features. The 
proposed circuit operation modes and control strategy are 
described in Section III. Measurement results are provided in 
Section V for verification. Section VI summarizes key 
conclusions.  
II. CIRCUIT STRUCTURE AND OPERATING PRINCIPLE OF 
THE NOVEL INVERTER 
Fig. 1 illustrates the phase-leg of the proposed switched-
capacitors (SCs) based three-phase multilevel inverter 
structure with voltage boosting capability. For the seven-
level operation, this structure consists of eight active 
switches, two capacitors, and a single DC source. As depicted 
in Fig. 1, SX1, SX2, SX3, …, SX8 (X ∈ (R, Y, B) phases) are the 
active switches, where two switches (SX2 and SX5) are reverse 
blocking IGBT (RB-IGBT) and the other six switches are 
standard unipolar voltage devices ( MOSFET/IGBT). 
Alternately, the employed two reverse blocking switches can 
be replaced by standard IGBT/MOSFET with a series diode. 
In the proposed structure, two switched capacitors (CX1 and 
CX2) are incorporated with the input DC source to achieve a 
voltage gain of 3. In other words, the proposed structure is 
capable of generating up to 3VDC at the output terminal 
(before the filter) with the input DC voltage magnitude. 
Nevertheless, it is also worthy to mention that the rated 




































Fig. 1. Proposed three phase inverter: (a) circuit structure for seven-level 
operation, (b) output line voltage (𝑈𝑅Y), and phase voltage (𝑈𝑅0). 
 
The operation of the MLI consists of five switching states to 
generate one zero voltage and three positive voltage levels at 
the output of the converter. The MLI output voltage levels at 
different switching states and the charging states of the 
capacitors are presented in Table I, where Uxo denotes the 
output voltage of the converter, and output current is denoted 
as ix. Considering the input DC supply voltage of VDC, the 
switched capacitors (CX1 and CX2) are charged to around VDC.  
Referring to Table I and Fig. 2, during 0 output voltage level, 
both the capacitors (CX1 and CX2) are connected in parallel to 
the supply DC voltage and charged through the switches SX3 
and SX6, respectively, at an average of 𝑉DC. In this state, the 
switch SX8 is turned on to create a zero-voltage switching 
state. Both the capacitors (CX1 and CX2) are charged from the 
DC supply voltage in states A, and B, and discharged to 
generate the maximum voltage level in state E. To generate 
level 2, the reverse blocking IGBTs (SX2 and SX5) and SX7 are 
conducted to directly connect to the DC-link voltage. There 
are two redundant switching states (C and D) to generate level 
3. In state C, the series connection of the DC source and the 
capacitor CX1 results in its discharging. In this state, the 
parallel connection of CX2 with the series connection of CX1 
and DC supply results in its charging. Secondly, in sate D, the 
capacitor CX1 is connected in parallel with the DC source and 
charges, and the series combination of DC supply and the 
capacitor CX2 generates the voltage level of 2 VDC, which 
results in CX2 discharging. Also, notice that the time constant 
of the capacitor’s charging paths is relatively small compared 
to the duration of different output voltage levels. As a result, 

















TABLE I. SWITCHING STATES OF THE PROPOSED TOPOLOGY  
Switching 
States 
Level UXO SX1 SX2 SX3 SX4 SX5 SX6 SX7 SX8 iC1 iC2 VC1 VC2 
A 1 0 0 1 1 0 1 1 0 1 ic1f ic2f ↑ ↑ 
B 2 + Vdc 0 1 1 0 1 1 1 0 ic1f ic2f ↑ ↑ 
C 3 +2Vdc 0 1 1 1 0 0 1 0 ic1f -ix ↑ ↓  




















































Fig. 2. Four switching states for the proposed inverter: (a) State A: 0, (b) 
State B: +1, (c) State C: +2, (d) State D: +3. 
 
       
III. CONTROL STREATAGY 
As shown in Fig. 1, the circuit is connected to the grid 
through an L-type filter with inductance L, and its equivalent 
series resistance is R. The input DC source voltage is 
represented by VDC, which is employed to feed the inverter. 
Fig. 3 illustrates the switching states in dq0 plane of the 
proposed three-phase four-level switched capacitor inverter. 
Based on the different switching combinations, one phase-leg 
in the structure can have four states: ‘0’ state, ‘1’ state, and 



























































Fig. 3. Switching states in dq0 plane. 
 
The voltage vectors, converter current, and switching 
states of the converter  can be described in the αβ frame given 



































































































































































                              (3) 
 
The mathematical model (continuous time) of the 

















































































































ga                     (4) 
 
where Vga(t), Vgb(t), and Vgc(t) are the grid voltages of 
phase a, b, and c, respectively; ia(t), ib(t), and ic(t) the output 
currents of phase a, b, and c, respectively. 
The discrete time predictive model can be obtained by 




































































































































The current dynamics can be represented in the α-β 




















                              (6)                                 
where Vg,αβ and ig,αβ are the grid voltage and current 
vectors, respectively.  
The discrete-time model of the grid current at (k+1)th 













                (7) 
 
Then, the active and reactive powers of this system 
can be calculated by (8), (9) accordingly. 
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For the active and reactive power control, the cost 
function J can be defined as 
 















                            (10) 
 
where Pref and Qref are the active and reactive power 
references, respectively.  
IV. MEASUREMENT RESULTS 
To validate the proposed converter circuit and the derived 
control algorithm, measurement studies have been carried out 
using MATLAB/Simulink with real-time results. Fig. 4 (a) 
shows the phase voltage and grid current waveforms. On the 
other hand, the line to line voltages with the grid voltages are 
shown in Fig. 4 (b). The voltage stress across the 
semiconductor switches are shown in Figs. 4 (c) and Figs. 4 
(d). The measurement results show that the voltage stress 
across the switches (SX1-SX5, SX7) does not exceed the DC 
input voltage. The maximum voltage stresses across the 
switch SX6 and SX8 are twice and third times of the input DC 
source voltage, respectively, which agrees the analysis 
presented in previous section. Fig. 4. Some waveforms of the 
proposed inverter: (a) Line voltage and grid currents, (b) 
phase voltage (before filter) and grid voltage, (c) voltage 
stress across the switches (SX1-SX4), and (d) voltage stress 



































Fig. 4. Some waveforms of the proposed inverter: (a) Line voltage and grid 
currents, (b) phase voltage (before filter) and grid voltage, (c) voltage stress 




In this paper, a novel voltage boosting capability 
based three-phase switched capacitor multilevel inverter is 
proposed. To drive the converter, a finite control set model 
predictive control algorithm is derived. A cost function is 
formulated to operate at any power factor. It reduced voltage 
stresses across the switches and capacitors also reduce the 
system cost and converter size. Moreover, self-balanced 
capacitor voltages reduce the control complexity and 
additional sensor circuit requirement. The measurement 
results have validated the proposed topology and the 
associated control scheme.  
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